JPS6333735B2 - - Google Patents

Info

Publication number
JPS6333735B2
JPS6333735B2 JP53160838A JP16083878A JPS6333735B2 JP S6333735 B2 JPS6333735 B2 JP S6333735B2 JP 53160838 A JP53160838 A JP 53160838A JP 16083878 A JP16083878 A JP 16083878A JP S6333735 B2 JPS6333735 B2 JP S6333735B2
Authority
JP
Japan
Prior art keywords
mosfet
electrode
whose
source
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53160838A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5583340A (en
Inventor
Masunori Sugimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP16083878A priority Critical patent/JPS5583340A/ja
Publication of JPS5583340A publication Critical patent/JPS5583340A/ja
Publication of JPS6333735B2 publication Critical patent/JPS6333735B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/01855Interface arrangements synchronous, i.e. using clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP16083878A 1978-12-19 1978-12-19 Buffer circuit Granted JPS5583340A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16083878A JPS5583340A (en) 1978-12-19 1978-12-19 Buffer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16083878A JPS5583340A (en) 1978-12-19 1978-12-19 Buffer circuit

Publications (2)

Publication Number Publication Date
JPS5583340A JPS5583340A (en) 1980-06-23
JPS6333735B2 true JPS6333735B2 (en]) 1988-07-06

Family

ID=15723496

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16083878A Granted JPS5583340A (en) 1978-12-19 1978-12-19 Buffer circuit

Country Status (1)

Country Link
JP (1) JPS5583340A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4721866A (en) * 1985-11-21 1988-01-26 Digital Equipment Corporation CMOS current switching circuit
JPS6369336U (en]) * 1986-10-22 1988-05-10
JPS63214020A (ja) * 1987-03-03 1988-09-06 Fuji Electric Co Ltd スイツチング用cmos回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5311811B2 (en]) * 1974-12-05 1978-04-25

Also Published As

Publication number Publication date
JPS5583340A (en) 1980-06-23

Similar Documents

Publication Publication Date Title
US6329874B1 (en) Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode
JP2733796B2 (ja) スイッチ回路
US4071783A (en) Enhancement/depletion mode field effect transistor driver
EP0045344B1 (en) Reduced power tristate driver
US4698530A (en) Power switch for dual power supply circuit
JPH10209854A (ja) ボディ電圧制御型半導体集積回路
US4443715A (en) Driver circuit
JPS61290817A (ja) Cmos高電圧スイツチ
US4727465A (en) Drive circuit for N-channel power MOS transistors of push-pull stages
US5184030A (en) Back bias generating circuit
EP0341740A2 (en) Complementary output circuit for logic circuit
US5057720A (en) Output buffering H-bridge circuit
EP0068892B1 (en) Inverter circuit
JPS6333735B2 (en])
US5159214A (en) Bicmos logic circuit
WO2023107885A1 (en) Active bootstrapping drivers
TW419888B (en) Input circuit
JPS62145906A (ja) 増幅回路
US5994944A (en) Level converting circuit having a high switching speed
US20040130387A1 (en) Logic circuitry with reduced standby leakage using charge pumped switches
JPS5941205B2 (ja) 電子回路
JPS63266921A (ja) パワ−オンリセツト信号発生回路
US4651028A (en) Input circuit of MOS-type integrated circuit elements
JP2704868B2 (ja) ブートストラップ監視回路
JPH0263219A (ja) チャージポンプ回路